DS90C385AMT

DS90C385AMT, 3.3V Programmable LVDS transmitter, 24-Bit, 100mA, -0.3V to +4V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~1.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 10000 :	1.00 / Piece

PartNumber:: DS90C385AMT

Brand:: National Semiconductor - NS | Pack: TSSOP | D/C: 12+

Availability:: Supply Ability: 10000/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. qi's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-06-08

From Other Seller

Part Number:DS90C385AMT
US $1.00 - 1.00
Quantity:

piece

Product Summary

The DS90C385AMT is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has additional features and improvements making it an ideal replacement for DS90C383, DS90C383A and DS90C385. family of LVDS Transmitters. The DS90C385AMT transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over the fifth LVDS link.

Parametrics

DS90C385AMT absolute maximum ratings: (1)Supply Voltage (VCC): -0.3V to +4V; (2)CMOS/TTL Input Voltage: -0.5V to (VCC + 0.3V); (3)Junction Temperature: +150°C; (4)Storage Temperature: -65°C to +150°C; (5)Latch Up Tolerance @ 25°C: ±100mA.

Features

DS90C385AMT features: (1)Pin-to-pin compatible to DS90C383, DS90C383A and;DS90C385; (2)No special start-up sequence required between clock/data and /PD pins. Input signals (clock and data) can be applied either before or after the device is powered; (3)Support Spread Spectrum Clocking up to 100kHz frequency modulation & deviations of ±2.5% center spread or -5% down spread; (4)Input Clock Detection” feature will pull all LVDS pairs to; (5)logic low when input clock is missing and when /PD pin is logic high; (6)18 to 87.5 MHz shift clock support; (7)Narrow bus reduces cable size and cost; (8)Up to 2.45 Gbps throughput; (9)Up to 306.25Megabytes/sec bandwidth; (10)345 mV (typ) swing LVDS devices for low EMI; (11)PLL requires no external components; (12)Compliant to TIA/EIA-644 LVDS standard; (13)Low profile 56-lead TSSOP package.